



























SHEET INDEX	
233 kVA gas Power PFC - 1 of 4	
110-BUSING - 4 sections	
12-POWER - 4 sections	
DC-BUSPT - 3 sections	
PMAS G - 3 sections	
PMAS Y - 3 sections	
PMAS W - 3 sections	
GATE-POWER - 2 sections	
CONTROL - 1 section	
DC-LINK - 1 section	
see A.10 - 24 sections - 360 components	

NET NAMING	
Internal functions are named for what they <i>do</i> .	
Units... often made so that it's like e.g. <code>UPDID_WMP</code>	
Procedures... the midpoint of a action pair e.g. <code>MGA_A_M</code>	
Procedures... usually lay between Nucleus/nuclei e.g. <code>RICCD_12</code>	
All effects are explicit design name.	
Name names are another about a name task, joined ONCE at the	
named conventions/Kuhfak (uses RETRYBECAUD LINKS, design focus)	

ABL-0 SAFETY CONCEPT & DOLAN DISCHARGE VERIFICATION

safe state = 3 phase open (3SC above emergency), discharge on ICE (ICE1-ICE3 closed)

1 lockstep 320KHz (ABL-0 core) runs torque path

2 F20n GSA watchdog + monitors + F20n (no gap)

3 F20nBMCU (BNA0070) 1/16th = 20V, 50 = 5µs open

4 F10n wrap = 0.5AEC watch (0n stopped GPP)

5 5µs lock 50n = 50V (0n F20n GPP) (3SC gate power)

6 8 µs lock + wrap (0n pre-mach (torque path)

7 2µs low VDC sensor off = lock, V20n monitored

8 DESAT per switch (3SC not 0n as detect), limiting

9 VDC open + V20n0n alignment + torque off (0n)

--- DISCHARGE ---

PASSIVE 10k 20n 20n 20n (0n 5µ = 100V) 50 n to 80 V

ACTIVE GDS + 4u F20n 100n = 100V, 1.8 n to 80 V

C = 110 ± 8000 V = 12 (0n motor), 400, 200V/0V

V20n1 MCU from GDS, switches 80Vn VDC channels

RAJL: motor energy via the DISCHARGE Board